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(57) ABSTRACT 
Embodiments of the invention may provide for a CMOS 
antenna switch, which may be referred to as a CMOS SPDT 
switch. The CMOS antenna switch may operate at a plurality 
of frequencies, perhaps around 900 MHz 1.9 GHz and 2.1 
GHz according to an embodiment of the invention. The 
CMOS antenna switch may include both a receiver switch 
and a transmit switch. The receiver switch may utilize a 
multi-stack transistor with body substrate switching and 
source and body connection along with body floating tech-
nique to block high power signals from the transmit path by 
preventing channel formation of the device in OFF state as 
well as to maintain low insertion loss at the receiver path. 
Example embodiments of the CMOS antenna switch may 
provide for 3 5 dBm P 1 dB at both bands (e.g., 900 MHz and 
1.9 GHz and 2.1 GHz). In addition, a -60 dBc second and 
third harmonic up to 28 dBm input power to the switch, may 
be obtained according to example embodiments of the inven-
tion. 
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1 2 
provide higher power blocking capability and lower leakage 
current toward the receiver switch at the transmission (Tx) 
mode as well as low insertion loss at the reception (Rx) mode 
at multi-band (e.g., 900 MHz, 1.9 GHz, 2.1 GHz, and the 
SYSTEMS, METHODS, AND APPARATUSES 
FOR HIGH POWER COMPLEMENTARY 
METAL OXIDE SEMICONDUCTOR (CMOS) 
ANTENNA SWITCHES USING BODY 
SWITCHING AND SUBSTRATE JUNCTION 




According to an example embodiment of the invention, 
there is a CMOS antenna switch. The CMOS antenna switch 
may include an antenna operative at a plurality RF bands, a 
transmit switch in communication with the antenna, and a 
The present application claims priority to U.S. Provisional 
Application No. 60/868,172, filed Dec. 1, 2006, and entitled 
"Systems, Methods, and Apparatuses for High Power 
Complementary Metal Oxide Semiconductor (CMOS) 
Antenna Switches Using Body Switching and Substrate Junc-
tion Diode Controlling in Multistacking Structure," which is 
hereby incorporated by reference in its entirety. 
10 receiver switch in communication with the antenna, where 
the receiver switch includes a plurality of transistors, includ-
ing a first transistor and a second transistor, where the first 
transistor includes a first source, a first drain, and a first body 
substrate, wherein the second transistor includes a second 
FIELD OF THE INVENTION 
15 source, a second drain, and a second body substrate, where 
the first body substrate is electrically connected to the first 
source or the first drain, and where the second body substrate 
is selectively connectable between a resistance and ground. 
According to another embodiment of the invention, there is 
Embodiments of the invention relate generally to antenna 
switches, and more particularly, to complementary metal 
oxide semiconductor (CMOS) antenna switches. 
BACKGROUND OF THE INVENTION 
20 a method for a CMOS antenna switch. The method may 
include providing an antenna operative at a plurality of RF 
bands, and electrically connecting a transmit switch and a 
receiver switch to the antenna, where the receiver switch 
comprises a plurality of transistors, including a first transistor 
25 and a second transistor, where the first transistor includes a 
first source, a first drain, and a first body substrate, and where 
the second transistor includes a second source, a second 
drain, and a second body substrate. The method may also 
In the past decade, the wireless communication industry 
has experienced explosive growth, which has in tum acceler-
ated the development of integrated circuit (IC) industry. In 
particular, in the IC industry, many mobile application sys- 30 
terns like low noise amplifiers (LNAs), mixers, and voltage-
controlled oscillators (VCOs) have been integrated into 
CMOS technology. Two significant mobile application com-
ponents-power amplifiers (PAs) and radio frequency (RF) 
switches-have not yet been commercially integrated into 35 
CMOS technology. 
However, IC industry research is quickly moving towards 
power amplifier integrated into CMOS technology. For 
example, current research indicates that a CMOS power 
amplifier may be feasible and be able to provide a significant 40 
amount of power, perhaps up to 2 Watts (W), for mobile 
communications. Accordingly, when the power amplifier 
becomes integrated into CMOS technology, there will be a 
need for an RF switch integrated into CMOS technology. 
However, current CMOS technology presents a variety of 45 
difficulties for its application to RF switches. In particular, 
CMOS material characteristics, including lossy substrates 
due to low mobility of electrons and low breakdown voltages 
due to p-n junction, hot carrier effects, have prevented CMOS 
technology from being used for RF switches that require 50 
multi-band operation, high power levels, and/or integration 
with other devices and circuits. 
BRIEF SUMMARY OF THE INVENTION 
55 
Embodiments of the invention may provide for CMOS 
radio frequency (RF) switches, which may be referred to as a 
CMOS SPDT switch. According to an embodiment of the 
invention, the CMOS RF switch may be fabricated using a 
standard 0.18 um process, although other processes may be 60 
utilized without departing from embodiments of the inven-
tion. In order to provide high power handling capability in a 
multi-band operation (e.g., about 900 MHz, 1.9 GHz, 2.1 
GHz, etc.) of the CMOS RF switch, multi-stacked transistors 
with substrate body switching and source or drain-to-bulk 65 
connection may be applied to the receiver switch. According 
to an embodiment of the invention, the CMOS RF switch may 
include electrically connecting the first body substrate to the 
first source or the first drain, and selectively connecting the 
second body substrate between a resistance and ground. 
BRIEF DESCRIPTION OF THE SEVERAL 
VIEWS OF THE DRAWING(S) 
Having thus described the invention in general terms, ref-
erence will now be made to the accompanying drawings, 
which are not necessarily drawn to scale, and wherein: 
FIGS. lA, lB and lC illustrate simplified example opera-
tions of a receiver switch in accordance with an example 
embodiment of the invention. 
FIG. 2A illustrates an equivalent lumped model of a body 
floating transistor at OFF state, according to an example 
embodiment of the invention. 
FIG. 2B illustrates an equivalent lumped model of a body 
grounded transistor at OFF state, according to an example 
embodiment of the invention. 
FIG. 3 illustrates an equivalent lumped model of body 
floating transistor at ON state, according to an example 
embodiment of the invention. 
FIGS. 4A, 4B and 4C illustrate simplified operations of 
another example receiver switch in accordance with an 
embodiment of the invention 
FIG. 5 illustrates a equivalent lumped model of the inven-
tion in a multistack structure of receiver switch associated 
with the example body switching technique, according to an 
embodiment of the invention. 
FIG. 6 illustrates an example receiver switch simulation 
results in terms of impedance of OFF state device according 
to the input power level with fixed frequency as well as input 
frequencies with small fixed power, according to an embodi-
ment of the invention. 
FIG. 7 illustrates example transmit switch simulation 
results in terms of power handling capability in accordance 
with an embodiment of the invention. 
US 7,843,280 B2 
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FIG. 8 illustrates example transmit switch simulation 
results in terms of second harmonic performance in accor-
dance with an embodiment of the invention. 
FIG. 9 illustrates example transmit switch simulation 
results in terms of third harmonic performance in accordance 5 
with an embodiment of the invention. 
DETAILED DESCRIPTION OF THE INVENTION 
4 
antenna 100. Additionally, the body substrate 112a of the 
transistor 112 may be connected to the source 106a of the 
transistor 106. The drain 106c of the transistor 106 may be 
connected to ground. As will be described in further detail, at 
least one transistor 106, which may operate as a substrate 
body switch for transistor 112, may be provided at the sub-
strate body 112d in accordance with an example body switch-
ing technique. In particular, the at least one transistor 106 may 
be switched to an ON state or an OFF state, depending on 
The invention now will be described more fully hereinafter 
with reference to the accompanying drawings, in which some, 
but not all embodiments of the invention are shown. Indeed, 
these inventions may be embodied in many different forms 
and should not be construed as limited to the embodiments set 
forth herein; rather, these embodiments are provided so that 
this disclosure will satisfy applicable legal requirements. 
Like numbers refer to like elements throughout. 
10 whether depending on whether a respective transmit (Tx) 
mode or receive (Rx) mode is in operation. As will be 
described in further detail below in accordance with an 
example embodiment of the invention, the receiver switch 
104 of FIG. lA may yield different equivalent circuits 
15 depending on whether the receiver switch 104 is in an OFF 
state, as illustrated in FIG. lB, or an ON state, as illustrated in 
FIG. lC. 
Embodiments of the invention may provide for comple-
mentary metal oxide semiconductor (CMOS) radio fre-
quency (RF) antenna switches, which may also be referred to 20 
as SPDT CMOS switches. The CMOS RF antenna switches 
A. Transmit Mode 
FIG. lB illustrates an equivalent circuit of the receiver 
switch 104 in an OFF (e.g., disabled, block, etc.) state, 
according to an example embodiment of the invention. In 
FIG. lB, the receiver switch 104 may be placed in the OFF 
state in order to provide isolation from the transmit switch 
102. With the receiver switch 104 in the OFF state, a transmit 
in accordance with embodiments of the invention may pro-
vide for one or more of multi-band operation, high power 
handling, and integration with other devices and circuits. 
Generally, the CMOS RF antenna switch may include a 
receiver switch and a transmit switch. The receiver switch 
may utilize one or more switching substrate body and source 
or drain-to-bulk connection with body floating technique, as 
will be described in further detail below. In addition, the 
transmit switch may utilize a substrate body tuning technique, 
as will also be described in further detail below. 
25 signal may be provided from a transmit (Tx) block to the 
antenna 100. As shown in FIG. lB, when the receiver switch 
104 is in an OFF state, the stacked transistors 108, 110, 112 
may then be placed in an OFF state (e.g., opened), thereby 
providing a higher impedance. The stacked transistor 106 
I. An Embodiment of a CMOS RF Antenna Switch 
A CMOS RF antenna switch in accordance with an 
embodiment of the invention will be now be described with 
reference to FIGS. 1-3. It will be appreciated that while a 
particular embodiment of the CMOS RF antenna switch is 
illustrated in FIGS. 1-3, other variations of the illustrated 
CMOS RF antenna switch are available without departing 
from an embodiment of the invention. 
30 may placed in an ON state 114 (e.g., closed), thereby shorting 
the substrate body 112d of transistor 112 to ground, and 
reducing the signal paths for leakage current to travel from 
source 112a to drain 112c. 
In the configuration of FIG. lB, the power of the transmit 
35 (Tx) signal may be maximized (and maximizing the power 
handling capability of the Tx block). The power handling 
capability of the transmit switch 102 may be determined by 
controlling leakage current directed towards the OFF-state 
receiver switch 104 as well as the source-to-drain breakdown 
FIG. lA illustrates a simplified CMOS RF antenna switch 
and its operation in accordance with an example embodiment 
of the invention. The CMOS RF antenna switch may include 
40 voltage of cascaded switches 108, 110, and 112 of the receiver 
switch 104. Thus, the maximum transmit power of the trans-
mit switch 102 may be dependent upon the characteristics of 
the receiver switch 104. a transmit switch 102 and a receiver switch 104, in accor-
dance with an example embodiment of the invention. Addi-
tionally, CMOS RF antenna switch may include an antenna 45 
100 that is in communication with at least one of the transmit 
switch 102 and the receiver switch 104. According to an 
example embodiment of the invention, the antenna 100 may 
be a single multi-mode (e.g., RX and TX), multi-band 
antenna, although a plurality of distinct antennas may be 50 
utilized according to other embodiments of the invention. The 
receiver switch 104 may be comprised of cascaded or stacked 
transistors 108, 110, 112, and 106, which may be Comple-
mentary Metal Oxide Semiconductor (CMOS) transistors, 
according to an example embodiment of the invention. The 55 
transistor 108 may include a source 108a, a gate 108b, a drain 
108c, and a body substrate 108d. The transistor 110 may 
include a source llOa, a gate llOb, a drain llOc, and a body 
substrate 11 Od. The transistor 112 may include a source 112a, 
a gate 112b, a drain 112c, and a body substrate 112d. The 60 
transistor 106, may include a source l06a, a gate 106b, a drain 
106c, and a body substrate (not shown). 
The transistor 108 may have its drain 108c connected to the 
source llOa of transistor 110. In addition, the transistor 110 
may have its drain llOc connected to the source of transistor 65 
ll2a. The drain 112c of transistor 112 may be connected to 
the receive (RX) block to processes received signals from the 
It will be appreciated that in order to increase the power 
handling capability of the Tx switch 102, the number of 
multi-stacked transistors 108, 110, 112 may be increased to 
reduce the breakdown burden of each transistor 108, 110, 
112. For example, more than three transistors 108, 110, and 
112 may be cascaded, according to another embodiment of 
the invention. Furthermore, it will be appreciated that the last 
transistor 112 from the antenna 112 can control leakage cur-
rent at the receiver switch 104. If the leakage current toward 
OFF-state switches 108, 110, and 112 in the Rx path is mini-
mized, then maximum power may be delivered from the Tx 
block to the antenna 100. As described above, the body 
switching transistor 106 that is connected between ground 
and the body substrate 112d of transistor 112 may be used to 
control leakage current at the receiver switch 104. More par-
ticularly, by placing the body switching transistor 106 in the 
ON state 114, the substrate body 112d of the last transistor 
112 from the antenna 100 to the Rx block can be grounded, 
thereby reducing the signal paths for leakage current to travel 
from source 112a to drain 112c. 
Still referring to FIG. lB, when the receiver switch 104 is 
in the OFF position, the stacked transistors 108, 110 may be 
body-floating transistors while stacked transistor 112 may be 
a body-grounded transistor. FIG. 2A illustrates an equivalent 
US 7,843,280 B2 
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lumped model of a body floating transistor at an OFF state 
200 such as transistors 108, 110 in FIG. lB, according to an 
example embodiment of the invention. FIG. 2B illustrates an 
equivalent lumped model of a body grounded transistor at an 
OFF state 202 such as transistor 112 in FIG. lB, according to 
an example embodiment of the invention. The equivalent 
models in FIGS. 2A and 2B include capacitors 212, 214, 216, 
218 as well as p-njunction diodes 204, 206, according to an 
example embodiment of the invention. 
6 
a body floating transistor, as illustrated by the equivalent 
lumped model of FIG. 3. In FIG. 3, as the size of the transistor 
112 increases, the parasitic capacitors 304, 306, 308, 310 may 
provide another signal path at the ON 300 state. More spe-
cifically, the ON state transistor of FIG. 3 may have an ON-
resistor 302, a gate-drain capacitor 308 to gate-source capaci-
tor 310, and a drain-body capacitor 304, and body-source 
capacitor 306 as signal paths. If the body substrate were 
grounded, then one of these signal paths through capacitors 
When a voltage swing at the antenna 100 is received by the 
receiver switch 104, the voltage swing may be divided among 
stacked transistors 108, 110, and 112. Accordingly, the last 
transistor 112 may only experience only one third of the full 
voltage swing at the antenna, thereby reducing the possibility 
10 304, 306 may be lost, thereby increasing the insertion loss. 
of a source-to-drain breakdown voltage occurring for transis- 15 
tor 112. It will be appreciated, however, that the voltage swing 
Accordingly, when the receiver switch 104 is in the ON state, 
the last transistor 112 need to be in body floating state (e.g., 
with transistor 106 in the ON state 116) to ensure minimized 
insertion loss. 
II. A Second Embodiment of a CMOS RF Antenna Switch 
at the last transistor 112 may be different, and perhaps 
smaller, if additional preceding transistors are provided 
according to other embodiments of the invention to reduce the 
burden of the stacked transistors 108, 110, 112. 
The transistors 108, 110 may be body floating transistors, 
as illustrated in FIG. 2A. However, in order to reduce the 
leakage current towards the Rx block and maximize the 
power handling of the Tx block to the antenna 100, the body 
switching transistor 106 can be put in the ON position 114 to 25 
connect the substrate body 112d to ground. Accordingly, the 
transistor 112 may be a body grounded transistor, as illus-
trated in FIG. 2B, which reduces the signal paths for leakage 
current to travel from source 112a to drain 112c. 
An alternative embodiment of a CMOS RF antenna switch 
with additional harmonic performance and/or power han-
dling capability will now be discussed with reference to 
FIGS. 4A-4C and 5. Generally, a CMOS RF antenna switch in 
20 accordance with an example embodiment of the invention 
may include source-to-bulk or drain-to-bulk electrical con-
nections. 
FIG. 4A illustrates simplified operations of another 
example receiver switch 404 in accordance with an embodi-
ment of the invention. In particular, the receiver switch 400 
may include cascaded or stacked transistors 408, 140, 142, 
and 406, which may be CMOS transistors, according to an 
example embodiment of the invention. The transistor 408 
30 
may include a source 408a, a gate 408b, a drain 408c, and a 
body substrate 408d. The transistor 410 may include a source 
410a, a gate 410b, a drain 410c, and a body substrate 410d. 
The transistor 412 may include a source 412a, a gate 412b, a 
drain 412c, and a body substrate 112d. The transistor 106, 
When a negative voltage swing is applied to the receiver 
switch 104, the p-njunction diodes 204, 206 of the transistor 
112 may turn on so that leakage current may occur by the 
current passing through the p-njunction diodes 204, 206. An 
issue with the p-n junction diode 204, 206 turning on may be 
the possible clipping of the negative voltage swing so that 
power handling capability of the Tx block to the antenna 100 
can be limited. However, this leakage current generated by 
channel formation of the device 112 in OFF state is prevented 
because the voltage level at 112a is fixed by the turning on 
voltage of the p-n junction diode 204. Indeed, the multi- 40 
stacked transistors 108, 110, and 112 at OFF-state can divide 
the voltage swing at antenna port so that the last OFF-state 
transistor 112, and thus, p-n junction diodes 204, 206, may 
experience only one third of voltage swing at antenna 100. 
Thus, the overall voltage swing at antenna port may not be 45 
sufficient to turn the p-n junction diodes 204, 206 on at the last 
transistor 112. 
35 
may include a source 106a, a gate 106b, a drain 106c, and a 
body substrate (not shown). 
B. Receive Mode 
The transistor 408 may have its drain 408c connected to the 
source 410a of transistor 410. In addition, the transistor 410 
may have its drain 410c connected to the source of transistor 
412a. The drain 412c of transistor 412 may be connected to 
the receive (RX) block to processes received signals from the 
antenna 400. Additionally, the body substrate 412a of the 
transistor 412 may be connected to the source 406a of the 
transistor 406. The drain 406c of the transistor 406 may be 
connected to ground. As similarly described above, at least 
one transistor 406, which may operate as a substrate body 
switch for transistor 412, may be provided at the substrate 
body 412d in accordance with an example body switching 
technique. 
As described earlier, the power handling capability of a 
transmit switch such as transmit switch 402 may be depen-
dent on the performance (e.g., leakage, voltage breakdown, 
etc.) of a receiver switch such as receiver switch 404 in an 
OFF state. Further, the allowance/handling of large voltage 
FIG. lC illustrates an equivalent circuit of the receiver 
switch 104 in an ON (e.g., enable, receive, etc.) state, accord- 50 
ing to an example embodiment of the invention. In FIG. lC, 
the receiver switch 104 may be placed in the ON position in 
order for the receive (RX) block to receive a signal from the 
antenna 100. With the receiver switch 104 in the ON state, the 
transmit switch 102 may be placed in the OFF (e.g., disabled, 
block) state to isolate the transmit switch 102 from the 
receiver switch 104. As shown in FIG. lC, when the receiver 
switch 104 is in an ON state, the stacked transistor 106 may be 
placed in an OFF state 116, thereby providing an equivalent 
resistor between the body substrate 112d of transistor 112 and 
ground (i.e., body floating). In this way, the insertion loss at 
the receive (Rx) path from the antenna 100 to the RX block 
may be minimized. 
55 swing at antenna port 400, maintenance of high impedance of 
OFF device (e.g., such as receiver switch 404), and disability 
of substrate junction diode at negative voltage swing in the 
receiver switch 404 may be considerations to ensure high 
power handling capability of a CMOS switch design. Accord-
FIG. 3 illustrates an equivalent lumped model of body 
floating transistor at ON state 300, according to an example 
embodiment of the invention. As described above, the tran-
sistor 106 may be provided in an OFF position 116 to provide 
60 ing to an example embodiment of the invention, the consid-
eration relating to the large voltage swing at the antenna port 
400 may be handled a using multi-stack structure such as that 
provided by transistors 408, 410, 412. In particular, a voltage 
swing at the antenna port 400 may be divided among the 
65 stacked or cascaded transistors 408, 410, 412. Likewise, 
according to an embodiment of the invention, the consider-
ation concerning the maintenance of high impedance of OFF 
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device may be improved using a transistor 406 as a body 
switch, as previously described above. 
FIGS. 4B and 4C illustrate an operation of a body switch 
for a receiver switch, according to an example embodiment of 
the invention. As shown in FIG. 4B, the transistor 406 that 
operates as a body switch may connect (e.g., short 414) the 
body substrate 412d to ground, according to an example 
embodiment of the invention. On the other hand, referring to 
FIG. 4C, the transistor 406 that operates as a body switch may 
provide a resistance between the body substrate 412d and 10 
ground, thereby providing the transistor 412 in a body float-
ing state, according to an example embodiment of the inven-
tion. 
8 
Accordingly, the leakage current in the Rx switch with OFF 
state can be reduced because of the disability of substrate 
junction diode which tends to act as a current source at high 
power voltage swing at antenna port as well as the reduction 
of the parasitic capacitance in substrate junction, as shown 
FIG. 5. As a result, power handling capability of the switch 
which has the connection between source or drain and bulk is 
higher than the one which has only body floating technique. 
III. Simulation Results 
According to an example embodiment of the invention, 
FIG. 6 illustrates a first OFF state impedance 602 for a CMOS 
switch utilizing a body floating technique, as in FIG. lC, and 
a second OFF state impedance 604 for a CMOS switch addi-
tionally utilizing a source-to-bulk connection technique, as in 
15 FIG. 4C. As shown in FIG. 6, the first OFF state impedance 
602 and the second OFF state impedance 604 may vary 
depending on the operating frequency and/or the input power 
level. According to an example embodiment of the invention, 
variations in the first OFF state impedance 602 may be due to 
It will be appreciated that when negative voltage swing of 
high power signal is applied, the turning on of substrate 
junction diodes 204, 206 of OFF device in the receiver switch 
may be one of the bottlenecks in enhancing power handling 
capability of CMOS switch. According to an embodiment of 
the invention, the connections (e.g., connections 418, 420) 
between either (i) the source and body substrate (e.g., bulk) or 
(ii) the drain and body substrate (e.g., bulk) while the other 
port remains in a body floating state, as illustrated in FIG. 4C, 
may improve power handling capability as well as harmonic 
performance by manipulating the undesirable leakage current 
from the substrate junction diode. Indeed, as shown in FIG. 25 
4C, the transistors 408, 412 may include respective electrical 
connections 418, 420. According to an example embodiment 
20 parasitic capacitances. On the other hand, variations in the 
second OFF state impedance 604 may be due to the parasitic 
capacitance and the turning on of the junction diode at nega-
tive voltage swing. 
of the invention, the electrical connection 418 may connect 
the source 408a and substrate body 408d (e.g., the bulk) of 
transistor 408. Likewise, the electrical connection 420 may 
connect the source 410a and the substrate body 410d of 30 
transistor 410. According to an example embodiment of the 
invention, the electrical connections 418, 220 may provide a 
short between the respective sources 408a, 410a and sub-
strate bodies 408d, 410d. However, in other embodiments of 
the invention, the electrical connection may be implemented 35 
with a resistance (e.g., a small resistor) between the a source 
and a substrate body of a transistor. In another alternative 
embodiment of the invention, the electrical connections may 
In an example embodiment of the invention, the variation 
of the OFF state impedance of the receiver switch (e.g., 
receiver switch 404) can affect power handling capability and 
the harmonic performance at Tx switch (e.g., Tx switch 402). 
At the small signal simulation which is done by sweeping 
frequencies with fixed input power, the two different type of 
structures described above, as in FIGS. lA and 4A, have 
almost same OFF state impedance. However, the first OFF 
state impedance 602 (e.g., CMOS switch using body floating 
technique) shows different tendency from the second OFF 
state impedance 604 (e.g., CMOS switch having connection 
418, 420 between source and body substrate) in case of the 
large signal simulation which is done by sweeping input 
be provided to connect the drain to the substrate body (e.g., 
bulk) of a transistor. 
It will be appreciated that in a receiver switch 404 with 
three stacked transistors 408, 410, 412, the source or drain-
to-bulk connections 418, 420 may be applied to the first 
transistor 408 and the second transistor 410 on the antenna 
400 side. In an example embodiment of the invention, the 
third transistor 412, which is closest to the RX block(s ), may 
not include a source or drain-to-bulk connection. Instead, the 
powers with fixed frequency, according to an example 
embodiment of the invention. In particular, at a higher RF 
input power, the second OFF state impedance 604 is higher 
40 than the first OFF state impedance 602. Thus, a switch utiliz-
ing a body source connection may have a higher power han-
dling capability and better harmonic performance than a 
switch with only a body floating technique because the varia-
tion of OFF state impedance drops in a different fashion as the 
45 
as described above, the third transistor 412 may include a 
transistor 406 that operates as a body switch that can place the 
third transistor 412 in a body floating state, according to an 50 
example embodiment of the invention. 
input power increases. 
FIG. 7 illustrates simulation results for the operation of an 
example multi-band transmit switch, according to an example 
embodiment of the invention. In particular, FIG. 7 illustrates 
a first power handling capability 702 in a transmit switch 
when the receive switch uses a body floating technique, as in 
FIG. lA. Likewise, FIG. 7 also illustrates a second power 
handling capability 704 in a transmit switch when the receive 
switch uses a source-to-bulk connection technique, as in FIG. 
FIG. 5 illustrates an equivalent lumped elements model 
500 of a receiver switch that utilizes both a source or drain to 
bulk connection with a body floating technique, according to 
55 4A. an example embodiment of the invention. Referring back to 
FIGS. 2A-2B, in the example body floating technique, there 
may be two junction diodes 204, 206---one for source-to-bulk 
junction diode 204 and the other for drain-to-bulk junction 
diode 206. When negative voltage swing with high power is 
applied to the OFF state CMOS switch, these two diodes 204, 60 
206 may generate undesirable leakage current toward the 
receive switch in OFF state. FIG. 5 illustrates that if the 
substrate bulk (e.g., of transistor 408, 410) is connected to 
either source or drain while the other port (e.g., of transistor 
412) unconnected to the body remains in body floating state, 65 
one of the junction diodes and one of the junction capacitors 
in lumped element equivalent model may be disabled. 
FIG. 8 illustrates simulation results for the operation of an 
example multi-band transmit switch, according to an example 
embodiment of the invention. In particular, FIG. 8 illustrates 
a second harmonic performance 802 for a transmit switch 
when the receive switch uses a body floating technique, as in 
FIG. lA. Likewise, FIG. 8 illustrates a second harmonic 
performance 804 in a transmit switch when the receive switch 
uses a source-to-bulk connection technique, as in FIG. 4A. 
FIG. 9 illustrates simulation results for the operation of an 
example multi-band transmit switch, according to an example 
embodiment of the invention. In particular, FIG. 9 illustrates 
a third harmonic performance 802 for a transmit switch when 
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the receive switch uses a body floating technique, as in FIG. 
lA. Likewise, FIG. 9 illustrates a third harmonic performance 
904 in a transmit switch when the receive switch uses a 
source-to-bulk connection technique, as in FIG. 4A. 
Many modifications and other embodiments of the inven-
tions set forth herein will come to mind to one skilled in the art 
to which these inventions pertain having the benefit of the 
teachings presented in the foregoing descriptions and the 
associated drawings. Therefore, it is to be understood that the 
inventions are not to be limited to the specific embodiments 10 
disclosed and that modifications and other embodiments are 
intended to be included within the scope of the appended 
claims. Although specific terms are employed herein, they are 
used in a generic and descriptive sense only and not for 
purposes of limitation. 15 
The invention claimed is: 
1. A CMOS antenna switch, comprising: 
an antenna operative at a plurality of radio frequency (RF) 
bands; 
a transmit switch in communication with the antenna; and 20 
a receiver switch in communication with the antenna, 
wherein the receiver switch includes a plurality of tran-
sistors, including a first transistor and a second transis-
tor, wherein the first transistor includes a first source, a 
first drain, and a first body substrate, wherein the second 25 
transistor includes a second source, a second drain, and 
a second body substrate, wherein the first body substrate 
is electrically connected to the first source or the first 
drain, and wherein the second body substrate is selec-
tively connectable between a resistance and ground, and 30 
wherein the plurality of transistors further includes a 
body substrate switch for selectively connecting the sec-
ond body substrate between the resistance and ground. 
2. The antenna switch of claim 1, wherein the first drain is 
connected to the second source, and wherein the second drain 35 
is connected to at least one receive block. 
3. The antenna switch of claim 2, wherein the plurality of 
transistors comprises a third transistor having a third source, 
a third drain, and a third body substrate, wherein the third 
body substrate is electrically connected to the third source or 40 
the third drain, and wherein the third drain is electrically 
connected to the first source. 
4. The antenna switch of claim 1, wherein the resistance 
includes an OFF-state resistance of the body substrate switch. 
10 
8. The antenna switch of claim 1, wherein the plurality of 
transistors comprise Complementary Metal Oxide Semicon-
ductor (CMOS) transistors that are cascaded together. 
9. The antenna switch of claim 1, wherein the first transis-
tor having the first body substrate that is electrically con-
nected to the first source or the first drain is nearest to the 
antenna. 
10. A method for a CMOS antenna switch, comprising: 
providing an antenna operative at a plurality of radio fre-
quency bands; 
electrically connecting a transmit switch and a receiver 
switch to the antenna, wherein the receiver switch com-
prises a plurality of transistors, including a first transis-
tor and a second transistor, wherein the first transistor 
includes a first source, a first drain, and a first body 
substrate, and wherein the second transistor includes a 
second source, a second drain, and a second body sub-
strate; 
electrically connecting the first body substrate to the first 
source or the first drain; and 
selectively connecting the second body substrate between 
a resistance and ground, wherein the second body sub-
strate is selectively connected between a resistance and 
ground using a body substrate switch. 
11. The method of claim 10, wherein the first drain is 
connected to the second source, and wherein the second drain 
is connected to at least one receive block. 
12. The method of claim 11, wherein the plurality of tran-
sistors comprises a third transistor having a third source, a 
third drain, and a third body substrate, and further compris-
ing: 
electrically connecting the third body substrate to the third 
source or the third drain, and wherein the third drain is 
electrically connected to the first source. 
13. The method of claim 10, wherein the resistance 
includes an OFF-state resistance of the body substrate switch. 
14. The method of claim 10, wherein the second body 
substrate includes a third source and a third drain, wherein the 
third source is connected to the second body substrate, and 
wherein the third drain is connected to ground. 
15. The method of claim 10, wherein during a transmit (Tx) 
mode, the transmit switch is enabled, the receiver switch is 
disabled, and the body substrate switch is enabled to connect 
the second body substrate to ground, thereby minimizing 
5. The antenna switch of claim 1, wherein the second body 
substrate includes a third source and a third drain, wherein the 
third source is connected to the second body substrate, and 
wherein the third drain is connected to ground. 
45 leakage current for preventing channel formation in the 
receiver switch. 
6. The antenna switch of claim 1, wherein during a transmit 
(Tx) mode, the transmit switch is enabled, the receiver switch 
is disabled, and the body substrate switch is enabled to con-
nect the second body substrate to ground, thereby minimizing 
leakage current for preventing channel formation in the 
receiver switch. 
16. The method of claim 10, wherein during a receive (Rx) 
mode, the transmit switch is disabled, the receiver switch is 
enabled, and the body substrate switch is disabled to provide 
50 the resistance between the second body substrate and ground, 
thereby forming a signal path for a receive signal. 
7. The antenna switch of claim 1, wherein during a receive 55 
(Rx) mode, the transmit switch is disabled, the receiver 
switch is enabled, and the body substrate switch is disabled to 
provide the resistance between the second body substrate and 
ground, thereby forming a signal path for a receive signal. 
17. The method of claim 10, wherein the plurality of tran-
sistors comprise Complementary Metal Oxide Semiconduc-
tor (CMOS) transistors that are cascaded together. 
18. The method of claim 10, wherein the first transistor 
having the first body substrate that is electrically connected to 
the first source or the first drain is nearest to the antenna. 
* * * * * 
